The traditional approach to implementing wide setassociativity is expensive, requiring a wide tag memory (directory) and many comparators. Here we examine alternative implementations of associativity that use hardware similar to that used to implement a direct-mapped cache. One approach scans tags serially from most-recently used to least-recently used. Another uses a paxtial compare of a few bits from each tag to reduce the number of tags that must be examined serially. The drawback of both approaches is that they increase cache access time by a factor of two or more over the traditional implementation of setassociativity, making them inappropriate for cache designs in which a fast access time is crucial (e.g. level one caches, caches directly servicing processor requests).
Introduction
The selection of associativity has significant impact on cache performance and cost [Smit86] [Smit82] [Hill871 [Przy88a] . The associativity (degree of associativity, set size) of a cache is the number of places (block frames) in the cache where a block may reside. Increasing aasociativity reduces the probability that a block is not found.in the cache (the miss ratio) by decreasing the chance that recently referenced blocks map to the same place [Smit78] . However, increased associativity may nonetheless result in longer effective access times since it can increase the latency to retrieve data on a cache hit [Hi1188,Przy88a] . When it is important to minimize hit times direct-mapped (associativity of one) caches ' This work has been supported by graduete fellowships fmm the National Science Foundetion and the University of Wisconsin-Madison. * Thii work wes sponsored in pert by research initiation grants from the graduate school of the University of Wisconsin-Madison. Permission to copy without fee all or part of this material is granted provided that the copies are not made or distributed for direct commercial advantage, the ACM copyright notice and the title 'of the publication and its date appear, and notice is given that copying is by permission of the Association for Computing Machinery. To copy otherwise, or to republish, requires a fee and/or specific permission. may be preferred over caches with higher associativity.
Wide associativity is important when: (1) miss times are very long or (2) memory and memory interconnect contention delay is significant or sensitive to cache miss ratio. These points are likely to be true for shared memory multiprocessors. Multiprocessor caches typically service misses via a multistage interconnect or bus. When a multi-stage interconnect is used the miss latency can be large whether or not contention exists. Bus miss times with low utilizations may be small, but delays due to contention among pmcessors can become large and are sensitive to cache miss ratio. As the cost of a miss increases, the reduced miss ratio of wider aasociativity will result in better performance when compared to directmapped caches.
Associativity is even more useful for level rwo caches in a two-level multiprocessor cache hierarchy. While the level one cache must service references from the processor at the speed of the processor. the level two cache can be slower since it services only processor references that miss in the level one cache. The additional hit time delay incurred by associativity in the level two cache is not as important [Przy88b] . Reducing memory and memory interconnect traffic is a larger concern. Wide associativity also simplifies the maintenance of multi-level inclusion [Baer88] . This is the property that all data contained in lower level caches is contained in their corresponding higher level caches. Multi-level inclusion is useful for reducing coherency invalidations to level one caches. Finally, preliminary models indicate that increasing associativity reduces the average number of empty cache block frames when coherency invalidations are frequent'. This implies that wider associativity will result in better utilization of the cache.
Unfortunately, increasing associativity is likely to increase the board area and cost of the cache relative to a direct-mapped cache. Traditional implementations of a -way set-associative caches read and compare all a tags of a set in parallel to determine where (and whether) a given block resides in the cache, With t-bit tags, this requires a tag memory that can provide a x t bits in parallel. A direct-mapped cache can use fewer, narrower, deeper chips since it requires only a t-bit wide lag memory. Traditional implementations of associativity also use a comparators (each r-bits wide) rather than one, wider data memory, more buffers, and more multiplexors as compared to a direct-mapped cache. This adds to the board area needed for wider associativity. As the size of memory chips increases, it becomes more expensive to consume board area with multiplexors and other logic since the same area could hold more cache memory.
While numerous papers have examined associativity Agar88] , most have assumed the traditional implementation. One of the few papers describing a cache with a non-traditional implementation of ' A miss to a set-associative cache can fill any empty block frame in the set, whets, 1 miss to I direct-ma@ cache catt 6U mly l single frame. Increasing associadtity in~ww tbc hana tbu M invalidated block frame will be quickly used ag& by mtig mom CmPy frames available for nusc on a miss. Part (a) of this figure (top) shows the traditional implemenmtion of the logic to determine hit/miss in an a-way set-associative cache. This logic uses the "SET" field of the reference to select one t-bit tag from each of (1 banks. Each stored tag is compared to the incoming tag ("TAG").
A hit is declared if a stored tag matches the incoming tag, a miss otherwise. Part(b) (bottom) shows a serial implementation of the same cache architecture. Here the a stored tags in a set are read from one bank and compared serially (the tags are addressed with "SET" concatenated with 0 through a -1). associativity is [Chan87] . It discusses a cache implemented for a System/370 CPU that has a one-cycle hit time to the mostrecently-used (MRU) block in each set and a longer access time for other blocks in the set, similar to the Cray-1 instruction buffers ICray761 and the biased set-associative translation buffer described in Wex861.
This paper is about lower cost implementations of associativity, implementations other than the traditional. We introduce cache designs which combine the lower miss ratio of associativity and the lower cost of dim&mapped caches. In me new implementations the width of the comparison circuitry and tag memory is t , the width of one tag, instead of the Q xt required by the traditional implementation. Implementations using tag widths of b x t (1~ b c a ) are possible and can result in intermediate costs and pertormance. but am not considered here. This paper is not about level two caches per se, but we expect these low cost schemes to be applicable to level two caches. We organize this paper as follows. Section 2 introduces the new approaches to implementing associativity, shows how they cost less than the traditional implementation of associativity, and predicts how they will perform. Section 3 analyzes the approaches of Section 2 with trace-driven simulation.
2. Alternative Approaches to Implementing Set-Associativity Let a, a power of two, be a cache's associativity and let t be the number of bits in each address tag. During a cache reference. an implementation must determine whether any of the a stored tags in the set of a reference match the incoming tag. Since at most one stored tag can match, the search can be terminated when a match is found (a cache hit). All a stored tags, however, must he examined on a cache miss. Figure la illustrates the traditional irnplementation of the tag memory and comparators for an a-wa:y set-associative cache, which reads and probes all tags in parallel.. We define a probe as a comparison of the incoming tag and the tag memory. If any one of the stored tags match, a hit is declared. We concentrate only on cache tag memory and comparators, because they are what we ptopose to implement differently. Additional memory (not shown) is required by any implementation of associativity with a cache replacement policy other than random. A direct-mapped cache does not require this memory. The memory for the cache data (also not shown) is traditionally accessed in parallel with the tag memory. Figure lb shows a naive way to do an inexpensive setassociative lookup. It uses hardware similar to a direct-mapped cache, but serially accesses the stored tags of a set until a match is found (a hit) or the tags of the set are exhausted (a miss). Note how it requires only a single comparator and a t-bit wide tag memory, whereas, the traditional implementation requires t comparators and an a XC wide tag memory.
Unfortunately, the naive approach is slow in comparison to the traditional implementation. For hits, each stored tag is equally likely to hold the data. Half the non-matching tags are examined before finding the tag that matches, making the average number of probe-s (u-1)/2 + 1. For a miss, all a stored tags must he examined in series, resulting in a probes. The traditional implementation requires only a single probe in both cases.
The MRU Approach
The average number of probes needed for a hit may be reduced from that needed by the naive approach by ordering the stored tags so that the tags most likely to match are examined first. One proposed order [So881 [Matt70] is from most-recently-used (h4RU) to least-recently-used (LRU). This order is effective for level one caches because of the temporal locality of processor reference streams [So881 [Chan87] . We find (in Section 3) that it is also effective for level two caches due to the temporal locality in stteams of level one cache misses.
One way to enforce an MRU comparison order is to swap blocks to keep the most-recently-used block in block frame 0, the second most-recently-used block in block frame 1, etc. Since tags (and data) would have to he swapped between consecutive cache accesses in order to maintain the MRU order, this is not a viable implementation option for most set-associative caches.2 A better way to manage an IvlRU comparison order, illustrated in Figure 2a , is to store information for each set indicating its ordering. Fortunately, information similar to a MRU list per set is likely to be maintained anyway in a set-associative cache implementing a true LRU replacement policy. In this case there is no extra memory requirement to store the MRU information. We will also analyze (in section 3) reducing the length of the MRU list. using apptoximate rather than full h4RU searches, to further decrease memory requirements. Unfortunately, the lookup of MRU information must precede the probes of the tags3. this wiR lead to longer cache lookup times than would the swapping scheme.
If we assume that the initial h4RU list lookup takes about the same time as one probe, the average number of probes required on a cache lookup resulting in a hit using the MRU approach is 1 + ,g i fi where fi is the probability the i-th h4RU tag matches, given that one of them will match4. The MRU scheme performs particularly poorly on cache misses, requiring 1 +a probes. This ' Whiie maintaining MRU order using swapping may be feasible for II 2-way set-associative cache, Agarwal's hash-rehash cache [A&7] can be superior to FRU in this 2-way case.
While it is possible to lookup the MRU information in parallel with the levelone-cache access, it is also possible to start level-twoxache accesses early for any of the other implementation approaches [Bren&l.] . 4 Each f; is equl to the probability of a refermce to LRU distance i divided by the hit ratio, for * given mtmbex of sets [Smit'lS] . Part (a) of this figure (top) shows an implementation of seriat setasscciativity asin ordering information. This approach tirst reads MRU ordering m ormation (left) aad then probes the stored tags from .! the one most-likely to match to the one least-likely tc match (right). Note "+" represents concateuate, Part (b) (bottom) shows au implementation of serial set-asscciativity using partial compares. This approach tirst reads k (k =[ r/a] ) bits from each stored tag and compares them with the corresponding bits of the incoming tag. The second step of this approach serially compares all stored tags that pattially matched ("PM") with the incommg tag until a match is found or the tags arc exhausted (right).
is one more than the naive implementation on misses since the MRU list is uselessly consulted
The Partial Compare Approach
We have camfully defined a pmbe to be the comparison of the incoming tag and the tag memory, without requiring that aLl bits of the tag memory come from the same stored tag. We now introduce the partial compare approach that uses a two step pmcess to often avoid reading all t bits of each stored tag. In step one, the partial compare approach reads t/a bits from each of a stored tags and compares them with the corresponding bits of the incoming tag. Tags that fail this partial comparison cannot hit and need not be examined further on a cache lookup. In step two, all stored tags that passed step one arc examined serially with r-bit (full) compares.
The implementation of partial compares is not costly, as it can use the same memory and comparators as the naive approach assuming k , the partial compare width (k = 1 t/ad ), is a multiple of memory chip and comparator width. Partial compares are done with the help of a few tricks. The first trick, illustrated in Figure  2b , is to provide slightly different addresses to each k-bit wide collection of memory chips, addressing the i -th collection with the address of the set concatenated with log2 i . The second trick is to divide the t-bit comparator into a separate k-bit comparatom5.
' If km does not equal t then L Uaj xo bits of the tag can be used for partial compares, with another comparator for the exm bits. This is straight-fonvard, since wide comparators are often implemented by logically AND-ing the results of narrow comparators. Note how step two of this partial compare approach uses the same tag memory and comparators as step one, but does full tag compares rather than partial compares.
The performance of this approach depends on how well the partial compares eliminate stored tags from futther consideration. For independent tags, the average number of probes will be minimized if each of the values [0,2' -l] is equally likely for each of the k-bit patterns on which partial compares am done. While this condition may be tme for physical address tags, it is unlikely to be ttue for the high order tag bits of virtual addmsscs. Nevertheless, we can use the randomness of the lower bits of the virtual addtess tag to make the distribution of the higher ones more uniform and independent. For example, one can transform a tag to a unique other tag by exclusive-thing the low-order k bits of the tag with each of the other k -bit pieces of the tag before it is stored in the tag memory. Incoming tags will go through the same transformation so that the incoming tag and the stored tag will match if the untransformed tags are the same. The original tags can be retrieved from the tag memory for writing back blocks on replacement via the same transformation in which they were stored (i.e. the transformation is its own inverse). This method is used throughout this paper to produce stored tags with better probabilistic characteristics. We will also analyze using no transformation, and using a mom sophisticated one in Section 3. We make the assumption in our analysis to follow that each of the values [O. 2' -l] is equally likely and independent for each partial compare. Our trace-driven simulation (in Section 3) tests this assumption.
The probability that an incoming tag partially-matches a stored tag is 112'. A false match is a partial tag match which will not lead to a match of the full tag. Given a hit, the expected number of false matches in step one is (a -1) I 2k, of which half will be examined in step two befote a hit is determined. Thus, the expected number of probes on a hit is 1 + (u-l)/ 2'+t + 1. where the terms of the expression are: the probe for the partial comparison (step one), the full tag comparisons (in step two) due to false matches, and the full tag match which produces the hit, tespectively. On a miss, the expected number of probes in simply 1 + a /2", the probe for the pattial comparison and the number of false matches, respectively.
The partial compare scheme can lead to poor performance if many false matches are encountered in step two. Wider pattial compares could eliminate some of these false matches. The partial compare width can bc increased by partitioning the a stored tags of a set into s proper subs& (each containing a Is tags) and examining the subsets in series6. The step one and step two partial compare sequence is performed for each of the subsets to determine if there is a cache hit. The order in which the subsets are examined is arbitrary throughout this paper. Increasing the number of subsets will increase the partial compare width since fewer partial compates are done concurrently. For example, 2 subsets could be used in an &way set-associative cache, with 4 entries in each A lookup in this cache would proceed as two 4-way (single subset) lookups, one after the other. With a 1Bbit wide tag memory in this cache, partitioning into 2 subsets would result in 4-bit partial compares. This will result in fewer false matches than with the 2-bit partial compares without subsets. The number of probes per access decreases when using proper subsets if the expected number of false matches is reduced (due to wider partial compares) by mote than the number of probes added due to the additional subsets. Subsets may be desirable for implementation considerations in addition to performance considerations if the memory chip or comparator width dictate that the partial compares be wider.
At one extreme (where s = u ). partial compares with subsets would be implemented as the naive approach, while the other 6 Note that subsets are not useful with the naive and MRU approaches. For various methods and associativities this table gives the number of subsets, the tag memory width, the number of probes for a hit, and. the number for a miss. The table assumes I -bit tags (r = 16). k-btt partial compares, and that the i-th most-recently used tag matches with probability fi on a hit. Note how au increase from 1 to 2 subsets improved the predicted performance of the partial compare approach at an associativity of 8.
(s = 1) can lead to many false matches. An important question to ask is: what number of subsets leads to the best performance (i.e. fewest number of probes per cache lookup) ? The next three answers to this question vary from the most-accurate to the most succinct.
(1) One can compute the expected number of probes for each of s = 1.2.4. . . . , a/2 and a using the equations for a hit and miss (from Table 1 ) weighted to reflect your expected miss ratio and choose the minimum. (2) One can ignore misses (which are less common and never require mom than twice the probes of hits), assume variables are continuous, and find the optimum partial compare width, kop = log2 r -112 for hits only. The optimum number of subsets for hits and misses together is likely to be the value for s resulting from a partial compare width of 1 koplJ or r &l .
FinalLy. one can observe that many tags in current caches are between 16 and 32 bits wide, implying the number of subsets that gives at least four-bit partial compares will work well. Table 1 summarizes our analysis of the expected number of probes required for the traditional, naive, IWRU and partial compare approaches to implementing set-associativity. Note that this table as well as most of the trace-driven simulation assumes 16 bit tags am used. We will examine the positive effect of increasing the tag width on the partial compare approach in lsection 3. Table 2 summarizes paper implementations of tag memory and comparison logic for a direct-mapped cache, a traditional implementation of set-associativity, and tm implementation of setassociativity using MRU and partial compares. We found that the MRU and partial compare implementations have a slower access time than the traditional implementation of associativity but includes no implementation surprises. Most notably, the control logic was found to be of reasonable complexity. The MRU and partial compare implementations use hardware similar to a directmapped cache and can make effective use of page-mode dynamic RAMS. as would other serial implementations of set-associativity. Page-mode dynamic RAMS are those in which the access time of multiple probes to the same set can be significantly less than if the probes were to other sets. Subsequent pmbes take less than half the time of the first probe to the set. Cache cost is reduced in two ways when using one of the alternative implementations of associativity. First, tag memory cost is directly reduced, by l/3 to 112 in our design. Second, cache data memory cost is reduced since only 1, rather than a words, need to be read at a time.
Trace-Driven Performance Comparison
This section analyzes the performance of the low-cost schemes to implement set-associetivity in level two caches using simulation with relatively short multiprogramming traces. We analyze asscciativity in the level two cache since the low cost implementations of associativity am more appropriate for level two (or higher) caches than for level one caches. We concentrate on presenting and characterizing the relative performance of the alternatives. We do not demonstrate the absolute utility of these approaches to important future cache configurations (e.g. multiple megabyte level two caches in multiprocessor) since. our traces are for a single processor and are not sufficiently long to exercise very large caches. The makeup of the traces and the assumed cache configurations am indicated in Table 3 
=I
This table compares paper implementations of the tag memory and comparison logic for a direct-mapped aad four-way set-associative cache holding 1 million 24.bit ta$s, assuming dynamic or static RAM chips housed in hybrid packages. The top half of the table summarizes the memory packages used to Implement tag memory, while the bottom half gives cache implementation numbers. The MIZU implementation assumes that the MRU list storage costs nothing extra (as it would if full LRU replacement is used). MRU access and cycles are given assuming "x" is the expected number of probes after reading the MRU information ("xl' is between 1 and (I for hits, 4 for misses) and "u" is the probability that MRU iufortuation must be updated. Partial compare access and cycles are given assuming "y" Probes in step two ("y" is between 1 and D for hits and 0 and c1 for misses). The number of packages assumes some semi-custom logic and hybrid packages. -64) . While multi-level inclusion is not enforced in this simulation, by monitoring the number of write-backs which missed when written back to the level two cache we were able to extrapolate that tbe maintenance of multilevel inclusion would have a very small effect (in most configurations studied, no effect) on the miss ratio of the level two cache (and no effect on the miss ratio of the level one cache). Table 3 . Detailed Information on the Trace-Driven Simulation.
uniprncessor traces. The level one cache is direct-mapped. while the level two cache is of varying associativity. Both caches are write-back caches, with the level two cache servicing read-in and wrire-buck requests from the level one cache. We chose this write-back configuration to minimize the amount of communication between cache levels. Thls can he important in a shared memory multiprocessor since the level one cache will be utilized servicing processor references while the level two cache is servicing coherency invalidations, as in [Good88] . Also, it was found in [Shot881 that this configuration has better performance than if either cache is write-through. Cache sizes simulated hem (up to 256 Kbytes) are limited by the size of the traces. We expect future level two (and higher) caches to be considerably larger (e.g. 4 Mbytes). Though the results presented are for "cold" caches, limited "wanner" results were found to be similar, except that the miss ratios were smaller. The graphs in Figure 3 show the average number of probes versus the associativity of the level two cache for a 16K-16 (16 Kbyte capacity with 16 byte block size) level one cache and 256K-32 (256 Kbyte with 32 byte block size) level two cache. The tag width is lbbits (t = 16) and the partial compare width 4-bits (k = 4) in all simulations unless otherwise specified. 1. 2, and 4 subsets were used for 4, 8, and 16-way set-associative partial compare implementations, respectively. The graphs indicate the general linearly increasing relationship between the number of probes required per search and the associativity. The number of probes per access is expected to increase for the alternative implementations of associativity as the associatlvity increases since them am mom places where a given cache block can reside. A cache lookup simply must look in more places on the average. For wider associativity to be preferred, the added delay for these additional probes must be more than offset by the time saved servicing fewer misses. One would also expect the Naive and Partial schemes to have a linear relationship between probes per access and associativity. However, the fact that this relation is linear for MRU came as a surprise. We will examine the MRU and partial schemes more closely in subsequent figures. As will always he the case, the traditional implementation of associativity results in the minimum number of probes. These graphs show that the partial compare approach performs the best of the low cost implementations. The naive scheme performs the worst, with the MRU scheme between them.
Figure 3 also shows the performance benefit of a write-back optimization which can be made when the multi-level inclusion property is maintained with a cache hierarchy. The level one cache can be certain that all write-back requests will hit in the level two cache. It can also he certain that the block will reside in precisely the same position in which it was loaded in the level two cache from memory (if blocks do not change position in the level two cache from the time they are loaded to the time they are replaced). This implies that if the level one cache retains a log2 a -bit indicator of which position in the set the given cache block occupies (a is the associativity of the level two cache), write-backs can proceed without requiring tag probes. Note that even if multi-level inclusion is not maintained, the indicators in the level one cache can be used as hints, not always correct, where the entry resides in the level two cache.
All the methods, Traditional, Naive, MRU, and Partial require no probes to service a write-back request when using the write-back optimization. Since write-backs am approximately 20% of the requests to the level two cache (as shown in Table 4 ). this can result in significant performance improvements, as indicated in the figure. We feel the cost of implementing this optimization is sufficiently modest (2 bits per level one cache entry for a 4-way set-associative level two cache) to warrant its use when implementing one of the reduced cost implementations of associativity. We assume the write-back optimization is used, and all subsequent figures contain data for read-in requests only, since the different approaches perform the same on write-backs. Write-back requests are still considered references as they update the MRU list, determining the replacement policy of the cache. Table 4 , presented at the end of the paper, lists the number of probes required for various cache configurations when using the naive, MRU, and partial schemes. Note that the data in Table 4 assumes the write-back optimization is being used. Table 4 uses the terms global miss ratio and local miss ratio [Przy88b] . The global miss ratio is the fraction of processor requests which miss in both the level one and level two cache. The local miss ratio of the level two cache is the fraction of read-ins and write-backs from the level one cache which miss in the level two cache. Note that 8 and 16-way set-associativity did not improve the miss ratios substantially over 4-way in our simulations.
The partial scheme performs best (requires the least number of probes) for most configurations studied. However, MRU did perform best for the configuration with the largest level two cache block size and the largest ratio of level two to level one cache size (4K-16 256K-64). This leads to several key observations regarding the MRU scheme. First, MRU is a better scheme as the block size of the level two cache increases relative to the level one cache block size. MRU can take advantage of the larger block sizes in the level two cache since more data spatially near the latest reference is in the MRU block. Second, its performance improves as the size of the level one cache is decreased relative to the size of the level two cache. The miss stream from a smaller level one cache has more temporal locality than larger level one caches. This locality results mote often in hits to the first entry in the MRU list of a set. This figure shows the averap number of probes per cache access for the Traditional, Partial, MRU. and Naive im~lementarions of various associativities. It also shows the usefulness of the write-M optimization in which the tirst level cache retains an mdicator which allows it to write-back to the second level cache without any tag comparisons @robes). The number of probes per cache mess increases with associativity for the non-traditional implementations since there are more places for a given block to reside. Lower effective access times may nevertheless result, particularly as miss l&en&s are increased. since higher associativity results in lower miss ratios. Figure 4 compares the performance of the schemes on read-in hits and misses separately. It shows how the partial and MPIJ approach are close in performance on hits, followed by the naive approach. The partial approach is the undeniable winner on misses, dominating the o and a+1 probes needed by the naive and MFKJ approaches. respectively'. The rest of the figures in this paper will concentrate on read-in hits for that reason. One should keep in mind, however, that the figures will be biased in favor of the MRU and naive approaches, when compared to the partial approach. Figure 5 looks more closely at the MRU scheme. It examines the performance impact of shortening the MRU list to less than the total number of entries in a set. An associative lookup with a shortened MRU list proceeds by first searching the entties in the list in order and then searching the Est of the set in an arbitrary order. The examination shows that it is not necessary to retain the entire MRU list to achieve close to the performance of the entire list. It also shows that the length of the shortened MRU list must increase linearly with associativity to achieve near the performance of a full MRU list. For instance, a reduced MRU list of two entries performs well for an associativity of 8, whereas, a reduced list of 4 entries is needed to produce comparable performance with an associativity of 16.
The right graph in figure 5 plots the values of fi for various associativities in the level two cache. Lower associativities result in a higher probability that a hit is to the first entry of the MRU list. For instance, the probability is 75%, 60%, and 36% for 4, 8, and 16-way associativities. respectively. in the right graph of Figure 5 . It was found in [So881 that the probability that a hit is to the first element in the MRU list of a 4-way set-associative level one cache is above 90% for cache sizes greater than 32 Kbytes @lock size = 128 bytes). We have not seen this percentage reach 90% for the level two cache in any of our cache configurations. The closest was 89% with the 4K-16 level one cache and the 256K-64 4-way set-associative level two cache.
It was previously noted that the linear relationship between the average number of probes per cache access and the associativity ' Note that the local miss ratio of large level two caches is not vanishingly small. eqeciaBy with a large level one cache [Pny88b] .
of the level two cache was unexpected when using the MRU scheme. This relationship can be explained, with some approximations, by examining the right graph of Figure 5 . If the lines in the right graph wete straight lines, them would bc an exponential (more precisely, geometric) relationship between the probability of a hit and the MRU distance. If this were the case and the slope of these lines (ignoring the log scale of the vertical axis and considering it a linear scale) is proportional to -l/u, then, (with some approximations) we can say that there will bc a linear relationship between pmbcs and associativity. Since both the conditions arc roughly true, it can explain the linearity. Figure 6 examines the partial compare approach in more detail. It shows that wider tags improve, the performance of the partial scheme on read-in hits. The larger tag size allows for a reduced number of subsets in the 8 and 16-way set-associative caches and an increase in the partial compare width for the 4-way set-associative cache. Tag widths may be larger because the system supports a large virtual address space or may bc artificially increased for hettcr performance. Note that the number of probes requited by the naive and MRU schemes do not change as the tag width is changed. Figure 6 compares the performance of the partial scheme to the predictions of the theory of Section 2. It shows that the simple transformation outlined in Section 2 in which the low order k bits are exclusive-ored with each of the higher or&r bits performs worse than the prediction of theory @articularly with 32 bit tags). This is not surprising since the theory is a probabilistic lower bound. We considered other transformations which exclusive-or a bit with a subset of the other bits of the tag. This transformation may be required to be efficiently invertible. If we restrict the bits that are exclusive-oRd to be from less significant fields, the resulting transformation produces unique and invertible tags*. The improved transformation passes the least significant k-bit field unchanged, exclusive-ors the second least significant field with the * T&g "excl~iwsor" as addition and "and" as multiplication. the set (OJ) f= a finite field, denoted by GF(2). Our hash function is a linea transformation T from OF(Z)' to itself, given by a lower-uiang,ular matrix with l's on the diagonal. It CM be shown using Gaussian elimination that T is invertible, and its hWSe is lOWa-tIbmgtdEt 8s Well. See [Pete72] for an introduction to finite fields and linear uamfommions. This figure separates the performance of the Naive, Partial, and MRU algorithms for read-in hits (on the left) aad misses. For hits, the Partial and MRU algorithms perform well, with Naive considerably worse. On misses, the Partial algorithm is superior. followed by the Naive and MRIJ algorithms. Both the Naive and MRU algorithms cycle through the entire set on a miss, with MRU charged an extra probe for the lookup of the ordered list. fist. and exclusiveas all other fields with both the ftrst and the second fields. The new transformation can be implemented with one two-input exclusive-or gate per higher order bit, the same number required for the original transformation. Unfortunately, the new transformation is not its own inverse, but, the inverse also requires the same number of exclusive-or gates. The left graph of Figute 6 shows that the new transformation results in better performance, particularly for 32-bit tags. This indicates that the transformation should be carefully chosen. We also investigated a transformation in which the bits of the tag are swapped so that the low order bits of the incoming tag are always compared with the low order bits of the stored tag. Its performance was good, near the theory lines in Figure 6 . but it is mom expensive to implement.
This figure demonstrates the performance of the MRU scheme on read-in hits in more detail. The left graph compares the performance of teduced MRU lists. The right graph shows the MRU distance distributions for hits.
Conclusions
We have described and analyzed three methods for implementing set-associative caches which retain many of the implementation advantages of direct-mapped caches while prnvidiig the reduced miss ratio of associative cache lookups. These implementations are less expensive than the traditional approach since they eliminate comparators and obviate the need to access cache tags and data within the same set in parallel. Our trace-driven analysis of these schemes for use in level two caches was done using various level one and level two cache configurations. This allowed us to examine the trends of the various schemes as the cache parameters were varied. This is important since the traces were inadequate to simulate the multi-megabyte level two caches we expect will be useful in future systems. The three low cost schemes explained in this paper are the naive, MRU, and partial compare implementations of setaasociativity. The naive scheme uses a linear scan over ail the stored tags in a set during a cache lookup. The MRU list scheme This figure analyzes the performance of the partial scheme on read-in hits in more detail. The left graph compares its performance versus the prediction of theory outlined in Section 2 for ldbit (dashed lines) and 32-bit tags (solid lines). There are four lines for each tag width: the top line is the results when using no transform (None). the next lower line is the simple transformation of Section 2 (XOR), the next lower line the more sophisticated transformation outlined in Section 3 (XOR2), and the bottom line is the prediction of the theory. a probabilistic lower bound (Lower). The right graph compares the performance of the partial scheme using the more sophisticated transformation versus the MRU scheme for 16 and 32 bit tags.
retains an ordered list per set to search the stored tags in an "intelligent" order. The partial compare scheme looks once at smatl We feel that low cost implementations of associativity am useful, particularly for level two caches. The slower access times pieces of many of the stored tags of a set. It then decides whether of the associativity implementations outlined in this paper ate less it should do full tag comparisons on the tags depending on the outcome of the partial comparison. Naive and partial lookups require important in level two caches since the processor sees the latency of the level two cache only on a level one cache miss. The lower the same memory and comparison logic as a direct-mapped cache, cost and board area minimization of the approaches presented in only extra control logic is needed for associativity. The MRU scheme may require the extra memory to hold the ordered search this paper may prove to be more important than speed since we list as well as extra hardware to maintain it, although the same expect future level two caches to be huge (megabytes). Some hardware is likely needed to implement an LRU cache replacement recently proposed multiprocessors [Wils8'7] [Good881 promise to policy. require many large caches. In this environment. cost can be an extremely important consideration The average number of probes (tag memory reads and compares) per cache lookup was measured. As expected, the naive scheme performed poorly as compared to the MRU and partial compare schemes for associativities of 4 and above. Both the MRU and partial compare schemes perform well on cache hits, with perhaps a slight advantage to MRU. The pattial compare scheme achieves superior performauce on cache misses since it does not require a probe to examine each and every tag in the set.
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Over the widest range of cache configurations considered, the partial compare algorithm required the least number of probes per cache access. However, the partial compare scheme is not the best scheme for all cases. The MRU scheme is better when the local miss ratio of the level two cache is small. This is true when the ratio of level two to level one block sizes is large (4 or mom) and when the ratio of level one to level two cache sires is large (64 or more). The partial compare scheme is better when the tag width is increased and when the local miss ratio of the level two cache is increased. The local miss ratio of the level two cache increases when the above cache and blocksize ratios decrease.
